n

		W elcome to Fintronic USA
About Fintronic Main announcements What's new at Fintronic What our customers are saying... Support for SystemC Support for Verilog 2001 Third party tools integrated with FinSim®(Specman, Debussy Undertow, Vera, VirSim, HDL Score, Comet, Meteor, NelSim, Pivot, DeskPOD, @Designer 2.1, easyCosim)		Home of the Verilog simulator you must evaluate Fintronic USA Inc. is committed to develop and deliver high performance simulators that enable customers to verify efficiently the functional and timing correctness of their most complex electronic system designs. NEW! FinSimMathTM for mathematical descriptions within Verilog is supported by FinSim® Fintronic is listed first among suppliers of Verilog Simulators in EDA CAE WALLCHART 2010, by Gary Smith. Request permission to download FinSim 10_05_53 released on August 30, 2010 by sending e-mail to support@fintronic.com Example Code for finding the roots of an order 2500 polynomial, within a Verilog module. Example Code for finding the eigen values and eigen vectors of a matrix. Example Code for inverting a 4 million x 4 million sparse matrix, within a Verilog module. Differential Eqs with non-constant coefficients in Verilog: model of the force of a tennis-ball hitting a wall based on modeling ideas presented by S J Haake, M J Carre, R Kirk, and S R Goodwill at the University of Sheffield, Dept. of Mech. Eng. Differential Equations in Verilog: model of a spring-mass system. DSP Designers determine the size of operands in one Verilog simulation One million point FFT in Verilog in approx. 3 seconds! Example Code for Fast Autocorrelation using FFT/IFFT, within a Verilog module. Example Code for computing in seconds the inverse of a 500x500 matrix with elements of type complex with Cartesian coordinates, within a Verilog module. Example Code for computing the pseudo inverse, within a Verilog module. Example Code for computing in seconds the inverse of the 47x47 Pascal Matrix, within a Verilog module. Example Code for Symbolic Evaluation, Differentiation, Integration, and Lapalce Transform, within a Verilog module. EE Times DSP DesignLine Programmable Logic DesignLine DeepChip Fintronic USA Inc. provides the most efficient and reliable solutions for hardware verification using Verilog. Our tools are especially advanced in supporting DSP design, with precision of computation modifiable from within Verilog, proprietary overloading of operators (including assignment operator), and numerous DSP oriented system tasks. The tools are structured to offer the best option for various budgets and requirements on all popular platforms. We provide a one month evaluation of our full products free of charge1. Click here to find out more about Super FinSim pre-installed on a very high performance Linux 64 server with 32 GB of RAM. We offer CapNet vendor finance programs, for clients looking for financing & leasing options that require NO money down. Please contact David Morenfeld with Capital Network at (877) 980-0558, extension 217. We offer a direct leasing program through Sexton Companies. They finance up to 100% software purchases from $3,000 - $500,000 and can approve small transactions in under an hour. Click here to enter an application directly or call them at 800-373-8484 with any questions. We offer a direct leasing program through Strada Capital Corporation. Please call Jeff Brannon at 949-789-8850 ext. 224 with any questions regarding this program. 1 Applies only to evaluations which do not require a hardware key. Please contact us for additional information.